A VLSI architecture for image coding using EZW algorithm