VLSI architecture for a low-power video codec system
暂无分享,去创建一个
Luca Fanucci | Sergio Saponara | Antonio Chimienti | R Locatelli | S. Saponara | L. Fanucci | A. Chimienti | R. Locatelli
[1] Chi-Ying Tsui,et al. Low-power VLSI design for motion estimation using adaptive pixel truncation , 2000, IEEE Trans. Circuits Syst. Video Technol..
[2] Michael T. Orchard,et al. A comparative study of DCT- and wavelet-based image coding , 1999, IEEE Trans. Circuits Syst. Video Technol..
[3] Hugo De Man,et al. Formalized methodology for data reuse: exploration for low-power hierarchical memory mappings , 1998, IEEE Trans. Very Large Scale Integr. Syst..
[4] Wen-Tsong Shiue. Optimizing memory bandwidth with ILP based memory exploration and assignment for low power embedded systems , 2000, Records of the IEEE International Workshop on Memory Technology, Design and Testing.
[5] H. De Man,et al. Power exploration for data dominated video applications , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.
[6] C.-C. Jay Kuo,et al. Fast motion vector estimation using multiresolution-spatio-temporal correlations , 1997, IEEE Trans. Circuits Syst. Video Technol..
[7] J. Vaisey,et al. Comparison of image transforms in the coding of the displaced frame difference for block-based motion compensation , 1993, Proceedings of Canadian Conference on Electrical and Computer Engineering.
[8] Rabab Kreidieh Ward,et al. Predictive RD Optimized Motion Estimation for Very Low Bit-Rate Video Coding , 1997, IEEE J. Sel. Areas Commun..
[9] M. GHANBARI,et al. The cross-search algorithm for motion estimation [image coding] , 1990, IEEE Trans. Commun..
[10] Frank Vahid,et al. Interface exploration for reduced power in core-based systems , 1998, Proceedings. 11th International Symposium on System Synthesis (Cat. No.98EX210).
[11] Hidetoshi Onodera,et al. A Low-Power High-Performance Vector-Pipeline DSP for Low-Rate Videophones , 2001 .
[12] Antonio Ortega,et al. Novel computationally scalable algorithm for motion estimation , 1998, Electronic Imaging.
[13] H. Momose,et al. A 60 mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).
[14] Bing Zeng,et al. A new three-step search algorithm for block motion estimation , 1994, IEEE Trans. Circuits Syst. Video Technol..
[15] Hugo De Man,et al. Low Power Memory Storage and Transfer Organization for the MPEG-4 Full Pel Motion Estimation on a Multimedia Processor , 1999, IEEE Trans. Multim..
[16] Luca Fanucci,et al. Programmable and low power VLSI architectures for full search motion estimation in multimedia communications , 2000, 2000 IEEE International Conference on Multimedia and Expo. ICME2000. Proceedings. Latest Advances in the Fast Changing World of Multimedia (Cat. No.00TH8532).
[17] Soo-Ik Chae,et al. A High-Performance Videophone Chip with Dual Multimedia VLIW Processor Cores , 2001 .
[18] Shuichi Matsumoto,et al. WHT-based composite motion compensated NTSC interframe direct coding , 1996, IEEE Trans. Commun..
[19] Konstantinos Konstantinides,et al. Image and video compression standards , 1995 .
[20] K. Ohmori,et al. A 60 MHz 240 mW MPEG-4 video-phone LSI with 16 Mb embedded DRAM , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[21] Peter Kuhn,et al. Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation , 1999, Springer US.
[22] Peter Pirsch,et al. VLSI implementations of image and video multimedia processing systems , 1998, IEEE Trans. Circuits Syst. Video Technol..
[23] Y. Naito,et al. An 800 MOPS 110 mW 1.5 V parallel DSP for mobile multimedia processing , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).
[24] Luca Fanucci,et al. IP reuse VLSI architecture for low complexity fast motion estimation in multimedia applications , 2000, Proceedings of the 26th Euromicro Conference. EUROMICRO 2000. Informatics: Inventing the Future.
[25] A. Tournier,et al. A single-chip CIF 30 Hz H261, H263, and H263+ video encoder/decoder with embedded display controller , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).
[26] Masahiko Yoshimoto,et al. A Low Power Media Processor Core Performable CIF30 fr/s MPEG4/H26x Video Codec , 2001 .
[27] Luca Fanucci,et al. Parametrized and reusable VLSI macro cells for the low-power realization of 2-D discrete-cosine-transform , 2001 .
[28] Hiroyuki Ito,et al. A 90 mW MPEG4 video codec LSI with the capability for core profile , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[29] Wen-Hsiung Chen,et al. A Fast Computational Algorithm for the Discrete Cosine Transform , 1977, IEEE Trans. Commun..