A Lock-Time Improvement for an X-Band Frequency Synthesizer Using an Active Fast-Lock Loop Filter
暂无分享,去创建一个
[1] Nanjian Wu,et al. A fast-settling PLL frequency synthesizer with direct frequency presetting , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.
[2] Kyoungho Woo,et al. Fast-Lock Hybrid PLL Combining Fractional- $N$ and Integer-$N$ Modes of Differing Bandwidths , 2008, IEEE Journal of Solid-State Circuits.
[3] Hyung-Yun Kong,et al. Performance Analysis of Coded Cooperation Protocol with Reactive and Proactive Relay Selection , 2011 .
[4] C.S. Vaucher,et al. An adaptive PLL tuning system architecture combining high spectral purity and fast settling time , 2000, IEEE Journal of Solid-State Circuits.
[5] Hyung-Yun Kong,et al. Interference Tolerant Based CR System with Imperfect Channel State Information at the CR-Transmitter , 2011 .
[6] Tsung-Hsien Lin,et al. A Dynamic Phase Error Compensation Technique for Fast-Locking Phase-Locked Loops , 2010, IEEE Journal of Solid-State Circuits.