Metro-on-chip: an efficient physical design technique for congestion reduction
暂无分享,去创建一个
[1] Morteza Saheb Zamani,et al. Prediction and reduction of routing congestion , 2006, ISPD '06.
[2] Ran Ginosar,et al. Fast asynchronous shift register for bit-serial communication , 2006, 12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'06).
[3] Tobias Bjerregaard,et al. A survey of research and practices of Network-on-chip , 2006, CSUR.
[4] Alberto L. Sangiovanni-Vincentelli,et al. On-chip communication design: roadblocks and avenues , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).
[5] Hoi-Jun Yoo,et al. Adaptive network-on-chip with wave-front train serialization scheme , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..
[6] Taraneh Taghavi,et al. Dragon2005: large-scale mixed-size placement tool , 2005, ISPD '05.
[7] John Teifel,et al. A high-speed clockless serial link transceiver , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..