A fault-tolerant message passing algorithm and its hardware implementation

A message passing algorithm for processor arrays that can tolerate any number of faulty blocks, which form any shape, is presented. Each message is delivered to its destination, provided that the destination processor is not surrounded by faults. In this case the message is returned to its source processor. Only local knowledge of faults is demanded. The hardware implementation of this algorithm leads to a message passing coprocessor which is allocated at each processor of the array. No need for high silicon overhead is required for the implementation of the message passing coprocessor. This coprocessor executes only the fault tolerant message passing algorithm presented here. The usage of the proposed coprocessor improves the general processing efficiency, as well as, the performance reliability under faulty conditions.

[1]  Edsger W. Dijkstra,et al.  Self-stabilizing systems in spite of distributed control , 1974, CACM.

[2]  R. D. McLeod,et al.  Nondeterministic adaptive routing techniques for WSI processor arrays , 1992, Proceedings 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.

[3]  Yehuda Afek,et al.  Self-stabilization over unreliable communication media , 2005, Distributed Computing.

[4]  Robert D. McLeod,et al.  Adaptive nondeterministic routing in mesh connected networks , 1992 .

[5]  Rafail Ostrovsky,et al.  Self-stabilizing algorithms for synchronous unidirectional rings , 1996, SODA '96.

[6]  R. D. McLeod,et al.  Reconfiguration and routing in defective WSI processor arrays , 1995, Proceedings IEEE International Conference on Wafer Scale Integration (ICWSI).

[7]  Andrew Rushton.  VHDL for Logic Synthesis , 1998 .

[8]  R. D. McLeod,et al.  Fault tolerance in a wafer scale environment , 1993, 1993 Proceedings Fifth Annual IEEE International Conference on Wafer Scale Integration.

[9]  Henk Corporaal,et al.  ADVISE. Performance evaluation of parallel VHDL simulation , 1997, Proceedings of 1997 SCS Simulation Multiconference.

[10]  Robert D. McLeod,et al.  An adaptive message passing environment for water scale systems , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Jurij Silc,et al.  Algorithm Mapping with Parallel Simulated Annealing , 1995, Comput. Artif. Intell..

[13]  K. C. Chang.  Digital Systems Design with VHDL and Synthesis , 1999 .

[14]  Ioannis G. Karafyllidis,et al.  A methodology for VLSI implementation of Cellular Automata algorithms using VHDL , 2001 .

[15]  S. Kung,et al.  VLSI Array processors , 1985, IEEE ASSP Magazine.