A 6.5 GHz Arbitrary Digital Waveform Generator
暂无分享,去创建一个
[1] Y. Suzuki,et al. Clocked CMOS calculator circuitry , 1973 .
[2] D. Leenaerts,et al. A fast-hopping single-PLL 3-band UWB synthesizer in 0.25/spl mu/m SiGe BiCMOS , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..
[3] Yu-Che Yang,et al. A Quantization Noise Suppression Technique for$DeltaSigma$Fractional-$N$Frequency Synthesizers , 2006, IEEE Journal of Solid-State Circuits.
[4] Kenichi Okada,et al. 10MHz to 7GHz quadrature signal generation using a divide-by-4/3, -3/2, -5/3, -2, -5/2, -3, -4, and -5 injection-locked frequency divider , 2010, 2010 Symposium on VLSI Circuits.
[5] Yongsam Moon,et al. A divide-by-16.5 circuit for 10-gb ethernet transceiver in 0.13-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.
[6] Fei Yuan. CMOS Active Inductors and Transformers: Principle, Implementation, and Applications , 2008 .