A Bad-Block Test Design for Multiple Flash-Memory Chips

Flash-memory has become a popular alternative in storage systems, due to its characteristics in non-volatility, shock-resistance, and low-power consumption. When a flash-memory chip is created priori to shipping, its initial bad blocks should be identified, where a bad block means that data stored in the block could be unreliable and can not be used. For safety and reliable reasons, any bad blocks should be efficiently identified by considering the operational model of flash-memory chips. In this paper, we will propose a bad-block test design for multiple flash-memory chips to efficiently identify bad blocks. The objective is to exploit execution parallelism and provide QoS guarantees. We will define a real-time task model and provide the schedulability analysis. We further provide a reasonable execution time setup for real-time tasks and show that the execution time setup can provide a schedulable result. In the experiments, a real case is discussed and measured such that the bad-block test design can be realized by configuring the corresponding computation time, the period, and the longest non-preemption time.

[1]  Han-joon Kim,et al.  An Effective Flash Memory Manager for Reliable Flash Memory Space Management , 2002 .

[2]  Lui Sha,et al.  Priority Inheritance Protocols: An Approach to Real-Time Synchronization , 1990, IEEE Trans. Computers.

[3]  Tei-Wei Kuo,et al.  Real-time garbage collection for flash-memory storage systems of real-time embedded systems , 2004, TECS.

[4]  Hiroshi Motoda,et al.  A Flash-Memory Based File System , 1995, USENIX.

[5]  Michael Wu,et al.  eNVy: a non-volatile, main memory storage system , 1994, ASPLOS VI.

[6]  Sang Lyul Min,et al.  A space-efficient flash translation layer for CompactFlash systems , 2002, IEEE Trans. Consumer Electron..

[7]  Chin-Hsien Wu,et al.  An energy-efficient I/O request mechanism for multi-bank flash-memory storage systems , 2009, TODE.

[8]  Tei-Wei Kuo,et al.  An Adaptive Two-Level Management for the Flash Translation Layer in Embedded Systems , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[9]  Hyungcheol Shin,et al.  Establishing Read Operation Bias Schemes for 3-D Pillar Structure Flash Memory Devices to Overcome Paired Cell Interference (PCI) , 2008, IEICE Trans. Electron..

[10]  Approved June,et al.  IEEE Standard Definitions and Characterization of Floating Gate Semiconductor Arrays , 1991 .

[11]  Sang-goo Lee,et al.  A new flash memory management for flash storage system , 1999, Proceedings. Twenty-Third Annual International Computer Software and Applications Conference (Cat. No.99CB37032).

[12]  Chanik Park,et al.  Cost-efficient memory architecture design of NAND flash memory embedded systems , 2003, Proceedings 21st International Conference on Computer Design.

[13]  Soo-Young Kim,et al.  A Log-based Flash Translation Layer for Large NAND flash memory , 2006, 2006 8th International Conference Advanced Communication Technology.

[14]  Myoung-Ho Kim,et al.  Dynamic Forest: An Efficient Index Structure for NAND Flash Memory , 2009, IEICE Trans. Inf. Syst..

[15]  Sang-Won Lee,et al.  FAST: An Efficient Flash Translation Layer for Flash Memory , 2006, EUC Workshops.

[16]  Jen-Chieh Yeh,et al.  Diagonal test and diagnostic schemes for flash memories , 2002, Proceedings. International Test Conference.

[17]  Kewal K. Saluja,et al.  Flash memory disturbances: modeling and test , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[18]  R.R. Martin,et al.  Fault Detection and Diagnosis for Multi-Level Cell Flash Memories , 2006, 2006 IEEE Instrumentation and Measurement Technology Conference Proceedings.

[19]  KuoTei-Wei,et al.  Real-time garbage collection for flash-memory storage systems of real-time embedded systems , 2004 .

[20]  James W. Layland,et al.  Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment , 1989, JACM.

[21]  Kewal K. Saluja,et al.  Fault Models and Test Procedures for Flash Memory Disturbances , 2001, J. Electron. Test..

[22]  Jen-Chieh Yeh,et al.  Flash Memory Testing and Built-In Self-Diagnosis With March-Like Test Algorithms , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.