Synthesis and Optimization of Multiple Portions of Circuits for ECO based on Set-Covering and QBF Formulations
暂无分享,去创建一个
[1] Robert K. Brayton,et al. ABC: An Academic Industrial-Strength Verification Tool , 2010, CAV.
[2] Robert K. Brayton,et al. Logic optimization with multi-output gates , 1993, Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93.
[3] Hiroshi Sawada,et al. A new method to express functional permissibilities for LUT based FPGAs and its applications , 1996, Proceedings of International Conference on Computer Aided Design.
[4] Masahiro Fujita,et al. Network Optimization Using Don’t-Cares and Boolean Relations , 1993 .
[5] Masahiro Fujita,et al. A new approach for selecting inputs of logic functions during debug , 2017, 2017 18th International Symposium on Quality Electronic Design (ISQED).
[6] Masahiro Fujita,et al. A New Approach for Debugging Logic Circuits without Explicitly Debugging Their Functionality , 2016, 2016 IEEE 25th Asian Test Symposium (ATS).
[7] R.K. Brayton,et al. Implementation and use of SPFDs in optimizing Boolean networks , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).
[8] Masahiro Fujita. Toward Unification of Synthesis and Verification in Topologically Constrained Logic Design , 2015, Proceedings of the IEEE.
[9] Masahiro Fujita,et al. Partial synthesis through sampling with and without specification , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).