A defect-tolerant and fully testable PLA

The authors present a defect-tolerant and fully testable programmable logic array (PLA) that allows the repair of a defective chip. The repair process is described. Special emphasis is placed on the location of defects inside a PLA. The defect location mechanism is completely topological and circuit-independent and therefore easy to adapt to existing PLA generators. Yield considerations for this type of PLA are presented.<<ETX>>

[1]  Kozo Kinoshita,et al.  A Design of Programmable Logic Arrays with Universal Tests , 1981, IEEE Transactions on Computers.

[2]  Chin-Long Wey.  On Yield Consideration for the Design of Redundant Programmable Logic Arrays , 1987, 24th ACM/IEEE Design Automation Conference.

[3]  S. Gai,et al.  Fault detection in programmable logic arrays , 1986, Proceedings of the IEEE.

[4]  Robert K. Brayton,et al.  Logic Minimization Algorithms for VLSI Synthesis , 1984, The Kluwer International Series in Engineering and Computer Science.

[5]  Alberto Sangiovanni-Vincentelli,et al.  Techniques for Programmable Logic Array Folding , 1982, DAC 1982.

[6]  Chin-Long Wey,et al.  On the design of a redundant programmable logic array (RPLA) , 1987 .

[7]  Emile H. L. Aarts,et al.  Design-for-Testability of PLA'S Using Statistical Cooling , 1986, DAC 1986.

[8]  Kozo Kinoshita,et al.  An Easily Testable Design of Programmable Logic Arrays for Multiple Faults , 1983, IEEE Transactions on Computers.

[9]  C.H. Stapper,et al.  Integrated circuit yield statistics , 1983, Proceedings of the IEEE.

[10]  Hideo Fujiwara,et al.  Implementing a Built-In Self-Test PLA Design , 1985, IEEE Design & Test of Computers.

[11]  Edward J. McCluskey,et al.  Lower Overhead Design for Testability of Programmable Logic Arrays , 1986, IEEE Transactions on Computers.