Tune-Up Friendly Fast Simulated Annealer for VLSI Analog Module Placement
暂无分享,去创建一个
[1] Georges Gielen,et al. Analog layout generation for performance and manufacturability , 1999 .
[2] Yingtao Jiang,et al. An automated design tool for analog layouts , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[3] Yingtao Jiang,et al. An easy tune-up exponentially fast annealer for high-quality analog module placement , 2008, 2008 Canadian Conference on Electrical and Computer Engineering.
[4] Majid Sarrafzadeh,et al. Vlsi Circuit Layout , 1999 .
[5] Andrew A. Kennings,et al. An improved multi-level framework for force-directed placement , 2005, Design, Automation and Test in Europe.
[6] Lester Ingber,et al. Simulated annealing: Practice versus theory , 1993 .
[7] Sung Kyu Lim,et al. Practical Problems in VLSI Physical Design Automation , 2008 .
[8] Florin Balasa,et al. On the exploration of the solution space in analog placement with symmetry constraints , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[9] C.-J. Richard Shi,et al. Parasitic-Aware Optimization and Retargeting of Analog Layouts: A Symbolic-Template Approach , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[10] Elizabeth M. Rudnick,et al. Genetic algorithms for VLSI design, layout & test automation , 1999 .