High-speed bus signal integrity compliance using a frequency-domain model
暂无分享,去创建一个
Wiren D. Becker | Jose Hejase | Glen Wiedemeier | John Horner | Daniel M. Dreps | Joshua C. Myers | Si T. Win | Ken Willis | Ambrish Varma
[1] Chris Madden,et al. Return loss characterization and analysis of high-speed serial interface , 2016, 2016 IEEE Electrical Design of Advanced Packaging and Systems (EDAPS).
[2] Wiren D. Becker,et al. A frequency-domain high-speed bus signal integrity compliance model: Design methodology and implementation , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).
[3] Yong Kim,et al. The 12-Core POWER8™ Processor With 7.6 Tb/s IO Bandwidth, Integrated Voltage Regulation, and Resonant Clocking , 2015, IEEE Journal of Solid-State Circuits.
[4] Troy J. Beukema. Design considerations for high-data-rate chip interconnect systems , 2010, IEEE Communications Magazine.