CMOS multiple-valued logic design. I. Circuit implementation

A CMOS circuit implementation of a functionally complete multiple-valued logic (MVL) set of operators is proposed. The set consists of literal, cycle, complement of literal, complement of cycle, min, and tsum operators. In all of the circuits, multiple-valued logic levels are represented in terms of current values. Binary voltage signals are generated inside the circuits using a threshold circuit element. These binary voltage signals are used to generate control signals for switches to realize appropriate current levels for the desired multiple-valued logic levels. Transient analysis simulations (using HSPICE) to verify the functionality of the designed circuits and the effect of variation in process parameters are also reported. >

[1]  Donald D. Givone,et al.  A Minimization Technique for Multiple-Valued Logic Systems , 1968, IEEE Transactions on Computers.

[2]  Zvonko G. Vranesic,et al.  A Many-Valued Algebra for Switching Systems , 1970, IEEE Transactions on Computers.

[3]  Z. G. Vranesic,et al.  Engineering aspects of multi-valued logic systems , 1974, Computer.

[4]  Kenneth C. Smith The Prospects for Multivalued Logic: A Technology and Applications View , 1981, IEEE Transactions on Computers.

[5]  Jean-Pierre Deschamps,et al.  Synthesis of Discrete Functions Using I2L Technology , 1981, IEEE Transactions on Computers.

[6]  Stanley L. Hurst,et al.  Multiple-Valued Logic—its Status and its Future , 1984, IEEE Transactions on Computers.

[7]  David A. Rich,et al.  A Survey of Multivalued Memories , 1986, IEEE Transactions on Computers.

[8]  S. Onneweer,et al.  Structural computer-aided design of current-mode CMOS logic circuits , 1988, [1988] Proceedings. The Eighteenth International Symposium on Multiple-Valued Logic.

[9]  Shoji Kawahito,et al.  A multiplier chip with multiple-valued bidirectional current-mode logic circuits , 1988, Computer.

[10]  Jon T. Butler,et al.  Multiple-valued CCD circuits , 1988, Computer.

[11]  Kenneth C. Smith,et al.  A multiple valued logic: a tutorial and appreciation , 1988, Computer.

[12]  Daniel Etiemble,et al.  Comparison of binary and multivalued ICs according to VLSI criteria , 1988, Computer.

[13]  Jon T. Butler,et al.  HAMLET-an expression compiler/optimizer for the implementation of heuristics to minimize multiple-valued programmable logic arrays , 1990, Proceedings of the Twentieth International Symposium on Multiple-Valued Logic.

[14]  J. Ortega,et al.  CMOS current-mode multivalued PLAs , 1991, IEEE Transactions on Circuits and Systems.