Test Generation for Crosstalk Glitches Considering Multiple Coupling Effects

As the feature size continues to scale into the nanometer era, crosstalk-induced effect begins to exert a more significant influence. In this paper, we address the condition of maximum crosstalk glitch noise considering multiple coupling effects and propose a novel test generation technique for this problem. A multiple crosstalk-induced glitch fault (MCGF) model is introduced, which gives information on one or more sub-paths to be sensitized to generate transitions coupled to a victim line. The test for an MCGF is a 2-vector pattern that sensitizes the transition signal along the sub-path to each aggressor line at the maximum aggressive time (MAT), and propagates the signal on a victim line to an output. A new structure, transition map (TM), is proposed to record all the possible arrival time of a line. The MAT of a victim line is calculated based on effective coupling capacitance (ECC). Therefore, the crosstalk-induced effects can be effectively identified, and exactly activated using the generated test patterns. Experiments on ISCAS89 benchmark circuit show that the proposed technique can be applied to circuits of reasonable sizes within acceptable time.

[1]  Jacob A. Abraham,et al.  Automatic test pattern generation for crosstalk glitches in digital circuits , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[2]  Shahin Nazarian,et al.  XIDEN: crosstalk target identification framework , 2002, Proceedings. International Test Conference.

[3]  Huawei Li,et al.  Robust test generation for precise crosstalk-induced path delay faults , 2006, 24th IEEE VLSI Test Symposium.

[4]  Kwang-Ting Cheng,et al.  Classification and identification of nonrobust untestable path delay faults , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Kozo Kinoshita,et al.  An algorithmic test generation method for crosstalk faults in synchronous sequential circuits , 1997, Proceedings Sixth Asian Test Symposium (ATS'97).

[6]  Kaushik Roy,et al.  Test challenges for deep sub-micron technologies , 2000, Proceedings - Design Automation Conference.

[7]  Mark Horowitz,et al.  False coupling exploration in timing analysis , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Xiaole Xu,et al.  An approach to the analysis and detection of crosstalk faults in digital VLSI circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Antonio Rubio,et al.  Logic fault model for crosstalk interferences in digital circuits , 1989 .

[10]  Melvin A. Breuer,et al.  Test generation for crosstalk-induced faults: framework and computational results , 2000, Proceedings of the Ninth Asian Test Symposium.

[11]  Melvin A. Breuer,et al.  Test generation in VLSI circuits for crosstalk noise , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[12]  Antonio Rubio,et al.  Spurious signals in digital CMOS VLSI circuits: a propagation analysis , 1992 .

[13]  Kurt Keutzer,et al.  Refining switching window by time slots for crosstalk noise calculation , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..

[14]  Chandra Tirumurti,et al.  On modeling crosstalk faults , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Malgorzata Marek-Sadowska,et al.  Crosstalk reduction for VLSI , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  A. Glebov,et al.  Incorporating logic exclusivity (LE) constraints in noise analysis using gain guided backtracking method , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.