Performance Optimization of Vertical Gaussian Doped SOI Junctionless FET with Substrate Bias Effects