New BIST Schemes for Structural Testing of Pipelined Analog to Digital Converters

Two alternative BIST schemes are proposed for structural testing of pipelined Analog-to-Digital Converters (ADC). They are oriented to fault detection in the converter stages rather than to measure the whole ADC electrical performance parameters. The operational principle of both strategies relies on testing every ADC stage reconfigured as an A/D-D/A block and applying as input a simple DC stimuli set which is easily obtained, without strong precision requirements, by a resistive network. The main differences between both strategies relate to the way the output response is evaluated. In the BIST#1 scheme, analog and digital outputs are compared with reference levels generated with a reference D/A converter and a counter. In the BIST#2 strategy, only digital outputs are available and they are compared with fault-free values previously stored in an on-chip register. The new techniques are intended to be used in pipelined converters of an arbitrary number of conversion stages and with a digital self-correction mechanism.

[1]  S.-H. Lee,et al.  Design for testability in digitally-corrected ADCs , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[2]  Karim Arabi,et al.  A new on-chip digital BIST for analog-to-digital converters , 1998 .

[3]  D.A. Hodges,et al.  A self-calibrating 15 bit CMOS A/D converter , 1984, IEEE Journal of Solid-State Circuits.

[4]  K. Cheng,et al.  A BIST scheme for on-chip ADC and DAC testing , 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537).

[5]  Bang-Sup Song,et al.  Digital-domain calibration of multistep analog-to-digital converters , 1992 .

[6]  José Luis Huertas,et al.  DfT and on-line test of high-performance data converters: a practical case , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[7]  Jose E. Franca,et al.  Systematic design for optimization of high-speed self-calibrated pipelined A/D converters , 1998 .

[8]  J. Goes,et al.  High-linearity calibration of low-resolution digital-to-analog converters , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[9]  Bang-Sup Song,et al.  A 15 b 5 MSample/s low-spurious CMOS ADC , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[10]  A. Karanicolas,et al.  A 15-b 1-Msample/s digitally self-calibrated pipeline ADC , 1993 .

[11]  Gordon W. Roberts,et al.  A BIST scheme for an SNR test of a sigma-delta ADC , 1993, Proceedings of IEEE International Test Conference - (ITC).

[12]  Stephen K. Sunter,et al.  A simplified polynomial-fitting algorithm for DAC and ADC BIST , 1997, Proceedings International Test Conference 1997.

[13]  Taco Zwemstra,et al.  Built-in self-test methodology for A/D converters , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[14]  Stephen H. Lewis,et al.  A 10-b 20-Msample/s analog-to-digital converter , 1992 .

[15]  Stephen H. Lewis,et al.  Indirect testing of digital-correction circuits in analog-to-digital converters with redundancy , 1995 .

[16]  Karim Arabi,et al.  A New Built-in Self-test Approach For Digital-to-analog And Analog-to-digital Converters , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[17]  Paul R. Gray,et al.  A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- mu m CMOS , 1991 .

[18]  S. H. Lewis,et al.  A pipelined 5-Msample/s 9-bit analog-to-digital converter , 1987 .

[19]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .