Extending transaction level modeling for embedded software design and validation

In this paper, we propose to extend the Transaction Level Modeling (TLM) approach -initially intended as a higher level abstraction of Register Transfer Level (RTL) hardware (HW) design- to cope with embedded software (SW) design and validation. We aim at introducing new SW TLM concepts which will enable refinement of communication at the SW side. The proposed methodology allows system designers to decide about HW and SW communication architecture jointly, so as to ensure maximum performance efficiency for their designs. As such, multi-processor system-on-chip (MPSoC) heterogeneity would be addressed more efficiently from communication viewpoint.

[1]  Sudeep Pasricha.  Transaction level modeling of SoC with SystemC 2.0 , 2004 .

[2]  Sharad Malik,et al.  A hierarchical modeling framework for on-chip communication architectures , 2002, ICCAD 2002.

[3]  D. Gajski,et al.  Transaction Level Modeling in System Level Design , 2003 .

[4]  Wayne H. Wolf,et al.  The future of multiprocessor systems-on-chips , 2004, Proceedings. 41st Design Automation Conference, 2004..

[5]  Luciano Lavagno,et al.  Software performance estimation strategies in a system-level design tool , 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518).

[6]  Andreas Gerstlauer,et al.  RTOS modeling for system level design , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[7]  Ahmed Amine Jerraya,et al.  Fast and accurate timed execution of high level embedded software using HW/SW interface simulation model , 2004, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753).

[8]  Hugo De Man,et al.  Operating system based software generation for systems-on-chip , 2000, Proceedings 37th Design Automation Conference.

[9]  Frank Ghenassia,et al.  Transaction Level Modeling with SystemC , 2005 .

[10]  Pierre G. Paulin,et al.  StepNP: A System-Level Exploration Platform for Network Processors , 2002, IEEE Des. Test Comput..