Fan-Out Wafer-Level Packaging with highly flexible design capabilities

We have developed a new Fan-Out Wafer-Level Packaging (FO-WLP) technology with flexible design capabilities for multilayer fan-out redistribution layers (RDLs) connected to the fine-pitch I/O pads of chips. The prototype of a 2.0 mm × 2.0 mm FO-WLP with 25-pin land grid array (LGA) including a 1.6 mm × 1.6 mm microcontroller chip was fabricated and evaluated. Board-level reliability was also confirmed using 5.0 mm × 5.0 mm FO-WLP. This technology is suited for applications in extremely small microcomputer chip/system packaging for ubiquitous computing.

[1]  K. Masu,et al.  SMAFTI packaging technology for new interconnect hierarchy , 2009, 2009 IEEE International Interconnect Technology Conference.

[2]  N. Takahashi,et al.  Vertical Integration of Stacked DRAM and High-Speed Logic Device Using SMAFTI Technology , 2009, IEEE Transactions on Advanced Packaging.

[3]  A. Ostmann,et al.  Industrial and technical aspects of chip embedding technology , 2008, 2008 2nd Electronics System-Integration Technology Conference.

[4]  B. Keser,et al.  The Redistributed Chip Package: A Breakthrough for Advanced Packaging , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[5]  M. Tago,et al.  A novel "SMAFTI" package for inter-chip wide-band data transfer , 2006, 56th Electronic Components and Technology Conference 2006.

[6]  K. Soejima,et al.  A 3D Packaging Technology for 4 Gbit Stacked DRAM with 3 Gbps Data Transfer , 2006, 2006 International Electron Devices Meeting.

[7]  H. Hedler,et al.  An embedded device technology based on a molded reconfigured wafer , 2006, 56th Electronic Components and Technology Conference 2006.

[8]  R. Fillion,et al.  Embedded Chip Build-Up Using Fine Line Interconnect , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[9]  Katsumi Kikuchi,et al.  A 3-D Packaging Technology with Highly-Parallel Memory/Logic Interconnect , 2009, IEICE Trans. Electron..