High Performance Reconfigurable Computing: From Applications to Hardware

This paper presents the author's experience in programming Field Programmable Gate Arrays (FPGAs) in the context of high performance digital signal and data processing. In particular, the paper presents the concept of hardware skeletons as a mean to bridge the gap between high level applications and low level hardware, and satisfy the dual requirement of high level abstract design and hardware efficiency. The concept will be illustrated in the context of image/video processing applications among other applications. In using and developing a variety of hardware design tools, the author will finally suggest a multi-language approach to hardware development.

[1]  Satnam Singh,et al.  System level specification in Lava , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[2]  Khaled Benkrid,et al.  HIDE: A hardware intelligent description environment , 2006, Microprocess. Microsystems.

[3]  Danny Crookes,et al.  High level programming for real time FPGA based video processing , 2000, 2000 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.00CH37100).

[4]  D. Crookes,et al.  Design and Implementation of a Generic 2-D Biorthogonal Discrete Wavelet Transform on an FPGA , 2001, The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'01).

[5]  Danny Crookes,et al.  Optimal wordlength calculation for forward and inverse discrete wavelet transform architectures , 2004 .

[6]  Danny Crookes,et al.  From application descriptions to hardware in seconds: a logic-based approach to bridging the gap , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Karl S. Hemmert,et al.  A CAD suite for high-performance FPGA design , 1999, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00375).

[8]  Khaled Benkrid,et al.  Fast prototyping of an FPGA-based high level image coprocessor using Handel-C , 2005, SPIE OPTO-Ireland.

[9]  S. Kung,et al.  VLSI Array processors , 1985, IEEE ASSP Magazine.

[10]  K. Benkrid,et al.  Handling finite length signals borders in two-channel multirate filter banks for perfect reconstruction , 2006, Signal Process..

[11]  Khaled Benkrid,et al.  An integrated framework for high level design of high performance signal processing circuits on FPGAs , 2005, SPIE OPTO-Ireland.