A 1–16-Gb/s Wide-Range Clock/Data Recovery Circuit With a Bidirectional Frequency Detector

A 1-16-Gb/s wide-range clock and data recovery (CDR) circuit is presented by using the proposed bidirectional frequency detector. This CDR circuit is fabricated in 0.13-μm CMOS technology, and its active area is 0.134 mm2 without a loop filter. The power consumption of this CDR circuit is 160 mW for a supply of 1.5 V. A modified interpolation voltage-controlled oscillator is presented, which covers from 4.9 to 10.2 GHz. A quadrature divider is used to generate accurate quadrature clocks.

[1]  Jae-Yoon Sim,et al.  A 650Mb/s-to-8Gb/s referenceless CDR circuit with automatic acquisition of data rate , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[2]  Shen-Iuan Liu,et al.  A 200-Mbps 2-Gbps Continuous-Rate Clock-and-Data-Recovery Circuit , 2006 .

[3]  Behzad Razavi.  Design of intergrated circuits for optical communications , 2002 .

[4]  Shen-Iuan Liu,et al.  A 200-Mbps/spl sim/2-Gbps continuous-rate clock-and-data-recovery circuit , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Shen-Iuan Liu,et al.  A 155.52 mbps-3.125 gbps continuous-rate clock and data recovery circuit , 2006, IEEE J. Solid State Circuits.

[6]  Joonbae Park,et al.  An auto-ranging 50-210 Mb/s clock recovery circuit with a time-to-digital converter , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).