A SV-Sample/Hold Circuit compensated for Clock Feedthrough and Channel-Length Modulation Effect