A 13.5–bit cost optimized multi–bit delta–sigma ADC for ADSL
暂无分享，去创建一个
A high-resolution multi-bit ΣΔ ADC architecture for operation at low oversampling ratios is introduced. An area-efficient implementation of a 3rd-order 7-bit modulator, avoiding pipeline latency effects, is presented. Clocked at 26 MHz, the 0.6µm CMOS, dual-stage ΣΔ ADC achieves 83 dB SNR over a 1.1 MHz signal bandwidth.
[1] F. O. Eynde,et al. A high-speed CMOS comparator with 8-b resolution , 1992 .
[2] G. Temes. Delta-sigma data converters , 1994 .
[3] Todd L. Brooks,et al. A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR , 1997 .
[4] G. Geelen,et al. A fast-settling CMOS op amp for SC circuits with 90-dB DC gain , 1990 .