New hybrid structure for multilevel inverter with fewer number of components for high-voltage levels

Application of multilevel inverters for higher voltage goals in industries has become more popular. In this study, new structures for symmetric, asymmetric and hybrid multilevel inverter are recommended. The proposed hybrid structure is used in high-voltage levels. The proposed structures can generate a great number of output voltage levels with minimum number of power electronic components such as insulated gate bipolar transistors (IGBTs) and gate drivers. For proposed asymmetric and hybrid inverter, new methods for determination of dc voltage sources values are presented. Comparison of the results of various multilevel inverters is presented to reflect the merits of the recommended structures. The operations of the proposed multilevel inverter structures are verified with the experimental and simulation results of an asymmetric 15-level prototype and a 19-level hybrid inverter. Fundamental frequency-switching method is applied to the new topologies to trigger the power switches for controlling the voltage levels generated on the output. Verification of the analytical results is performed using MATLAB/SIMULINK software.

[1]  Ebrahim Babaei,et al.  Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology , 2007 .

[2]  Mohamad Reza Banaei,et al.  Z-source-based multilevel inverter with reduction of switches , 2012 .

[3]  Ebrahim Babaei,et al.  Symmetric multilevel inverter with reduced components based on non-insulated dc voltage sources , 2012 .

[4]  Y. Lai,et al.  Topology for hybrid multilevel inverter , 2002 .

[5]  Saad Mekhilef,et al.  Dual Vector Control Strategy for a Three-Stage Hybrid Cascaded Multilevel Inverter , 2010 .

[6]  Francisco D. Freijedo,et al.  Comparison of the FPGA Implementation of Two Multilevel Space Vector PWM Algorithms , 2008, IEEE Transactions on Industrial Electronics.

[7]  Jun Liang,et al.  Modified Phase-Shifted PWM Control for Flying Capacitor Multilevel Converters , 2007, IEEE Transactions on Power Electronics.

[8]  Juan Dixon,et al.  PWM Method to Eliminate Power Sources in a Nonredundant 27-Level Inverter for Machine Drive Applications , 2009, IEEE Transactions on Industrial Electronics.

[9]  V. Agelidis,et al.  A Five-Level Symmetrically Defined Selective Harmonic Elimination PWM Strategy: Analysis and Experimental Validation , 2008, IEEE Transactions on Power Electronics.

[10]  E. Babaei,et al.  A Cascade Multilevel Converter Topology With Reduced Number of Switches , 2008, IEEE Transactions on Power Electronics.

[11]  Alex Q. Huang,et al.  Real-Time Calculation of Switching Angles Minimizing THD for Multilevel Inverters With Step Modulation , 2009, IEEE Transactions on Industrial Electronics.

[12]  A.K. Gupta,et al.  A Space Vector Modulation Scheme to Reduce Common Mode Voltage for Cascaded Multilevel Inverters , 2007, IEEE Transactions on Power Electronics.

[13]  S. Kouro,et al.  Multicarrier PWM With DC-Link Ripple Feedforward Compensation for Multilevel Inverters , 2008, IEEE Transactions on Power Electronics.

[14]  Rainer Marquardt,et al.  An innovative modular multilevel converter topology suitable for a wide power range , 2003, 2003 IEEE Bologna Power Tech Conference Proceedings,.

[15]  Tamer H. Abdelhamid,et al.  Selective harmonic elimination of new family of multilevel inverters using genetic algorithms , 2008 .

[16]  Francisco D. Freijedo,et al.  Multilevel Multiphase Space Vector PWM Algorithm , 2008, IEEE Transactions on Industrial Electronics.

[17]  Pablo Correa,et al.  Control of a Single-Phase Cascaded H-Bridge Multilevel Inverter for Grid-Connected Photovoltaic Systems , 2009, IEEE Transactions on Industrial Electronics.

[18]  E. Berkouk,et al.  Harmonic elimination in diode-clamped multilevel inverter using evolutionary algorithms , 2008 .

[19]  Ivo Barbi,et al.  Fundamentals of a new diode clamping multilevel inverter , 2000 .