Backside Alpha-Irradiation Test in Flip-Chip Package in EUV 7 nm FinFET SRAM

This paper proposes an alternative method of alpha-irradiation test in flip-chip packages, backside irradiation test in EUV 7nm FinFET SRAM. The backside-test is conducted in backside-ground flip-chips. The sample thickness is measured, and the correlation factor is calculated by Monte-Carlo simulations. The results of backside- and front-side-tests show the dependability of the proposed method.

[1]  Jongwook Jeon,et al.  Charge-collection modeling for SER simulation in FinFETs , 2016, 2016 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD).

[2]  P. L. Swart,et al.  Silicon and insulator thickness estimation in SOI by means of spectral estimators applied to transformed infrared reflectance data , 1989, IEEE SOS/SOI Technology Conference.

[3]  E. S. Jung,et al.  Highly manufacturable 7nm FinFET technology featuring EUV lithography for low power and high performance applications , 2017, 2017 Symposium on VLSI Technology.

[4]  David F. Heidel,et al.  Single-event-upset and alpha-particle emission rate measurement techniques , 2008, IBM J. Res. Dev..

[5]  S. Incerti,et al.  Geant4 developments and applications , 2006, IEEE Transactions on Nuclear Science.

[6]  Taiki Uemura,et al.  Investigation of logic soft error and scaling effect in 10 nm FinFET technology , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[7]  Taiki Uemura,et al.  Technology Scaling Trend of Soft Error Rate in Flip-Flops in $1\times$ nm Bulk FinFET Technology , 2018, IEEE Transactions on Nuclear Science.