Double Logarithmic Arithmetic Technique for Low-Power 3-D Graphics Applications

An energy efficient double logarithmic arithmetic (DLA) technique is proposed for 3-D graphics applications. DLA manipulates the logarithmic arithmetic and improves the architecture for the realization of the transcendental functions and the advanced lighting model using energy efficient techniques. The DLA features complete elimination of multipliers in logarithmic domain by using successive logarithmic converters. DLA demonstrates up to 56% reduction in power consumption as compared to the existing techniques. The main advantage of this approach is the ability to perform the complex functions using power-efficient, area-efficient, as well as high frequency design. The proposed technique performs transcendental functions using multiplier free hardware architecture. Moreover, based on nonuniform subdivisions and piecewise linear approximation, novel logarithmic and antilogarithmic converters are also proposed. These converters achieve optimal power consumption as compared to several recent approaches. The proposed converters provide low relative error with less nonuniform subdivisions. Up to 19%, 12%, and 20% reduction in relative error, area, and power consumption are achieved, respectively.

[1]  Khalid H. Abed,et al.  CMOS VLSI Implementation of a Low-Power Logarithmic Converter , 2003, IEEE Trans. Computers.

[2]  Vassilis Paliouras,et al.  Low-power properties of the logarithmic number system , 2001, Proceedings 15th IEEE Symposium on Computer Arithmetic. ARITH-15 2001.

[3]  Hoi-Jun Yoo,et al.  A 210MHz 15mW Unified Vector and Transcendental Function Unit for Handield 3-D Graphics Systems , 2006, 2006 IEEE Asian Solid-State Circuits Conference.

[4]  S. L. SanGregory,et al.  A fast, low-power logarithm approximation with CMOS VLSI implementation , 1999, 42nd Midwest Symposium on Circuits and Systems (Cat. No.99CH36356).

[5]  Hoi-Jun Yoo,et al.  Power and Area-Efficient Unified Computation of Vector and Elementary Functions for Handheld 3D Graphics Systems , 2008, IEEE Transactions on Computers.

[6]  Byeong-Gyu Nam,et al.  A Reconfigurable Lighting Engine for Mobile GPU Shaders , 2015 .

[7]  Hoi-Jun Yoo,et al.  A Low-Power Unified Arithmetic Unit for Programmable Handheld 3-D Graphics Systems , 2007, IEEE J. Solid State Circuits.

[8]  Tso-Bing Juang,et al.  A Lower Error and ROM-Free Logarithmic Converter for Digital Signal Processing Applications , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Sanu Mathew,et al.  A 2.05 GVertices/s 151 mW Lighting Accelerator for 3D Graphics Vertex and Pixel Shading in 32 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[10]  Davide De Caro,et al.  Accurate Fixed-Point Logarithmic Converter , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Pramod Kumar Meher,et al.  High-performance logarithmic converters using novel two-region bit-level manipulation schemes , 2011, Proceedings of 2011 International Symposium on VLSI Design, Automation and Test.

[12]  Hoi-Jun Yoo,et al.  An Embedded Stream Processor Core Based on Logarithmic Arithmetic for a Low-Power 3-D Graphics SoC , 2009, IEEE Journal of Solid-State Circuits.

[13]  Bui Tuong Phong.  Illumination for computer generated pictures , 1975, Commun. ACM.

[14]  Davide De Caro,et al.  Efficient Logarithmic Converters for Digital Signal Processing Applications , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Hoi-Jun Yoo,et al.  A 152-mW Mobile Multimedia SoC With Fully Programmable 3-D Graphics and MPEG4/H.264/JPEG , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Tso-Bing Juang,et al.  A lower error antilogarithmic converter using novel four-region piecewise-linear approximation , 2012, 2012 IEEE Asia Pacific Conference on Circuits and Systems.

[17]  Behrooz Parhami,et al.  A logarithmic approach to energy-efficient GPU arithmetic for mobile devices , 2013, 2013 Asilomar Conference on Signals, Systems and Computers.

[18]  John N. Mitchell,et al.  Computer Multiplication and Division Using Binary Logarithms , 1962, IRE Trans. Electron. Comput..

[19]  Khalid H. Abed,et al.  VLSI Implementation of a Low-Power Antilogarithmic Converter , 2003, IEEE Trans. Computers.

[20]  R. Rachel Selina,et al.  VLSI implementation of Piecewise Approximated antilogarithmic converter , 2013, 2013 International Conference on Communication and Signal Processing.

[21]  Shen-Fu Hsiao,et al.  Design of a low-cost floating-point programmable vertex processor for mobile graphics applications based on hybrid number system , 2011, 2011 IEEE International Conference on IC Design & Technology.

[22]  Hoi-Jun Yoo,et al.  A 231-MHz, 2.18-mW 32-bit Logarithmic Arithmetic Unit for Fixed-Point 3-D Graphics System , 2005, IEEE Journal of Solid-State Circuits.

[23]  Tso-Bing Juang,et al.  Lower-Error Antilogarithmic Converters Using Binary Error Searching Schemes , 2013 .

[24]  Hoi-Jun Yoo,et al.  Low-power 3D graphics processors for mobile terminals , 2005, IEEE Communications Magazine.

[25]  Informacije Midem,et al.  Fixed-point Multiplication and Division in the Logarithmic Number System : a Way to Low-Power Design , 2013 .

[26]  Hoi-Jun Yoo,et al.  A 28.5mW 2.8GFLOPS floating-point multifunction unit for handheld 3D graphics processors , 2007, 2007 IEEE Asian Solid-State Circuits Conference.