A Dual-Band CMOS MIMO Radio SoC for IEEE 802.11n Wireless LAN

An 802.11n-draft-compliant 2times2, 2-stream MIMO radio SoC, incorporating two dual-band RF transceivers, analog baseband filters, data converters, digital PHY and MAC, and a PCI Express interface, has been integrated in a standard 0.13- mum digital CMOS technology with a die area of 36 mm2. The receiver achieves noise figures of 4 dB and 6 dB, respectively, at 2.4 GHz and 5 GHz. The transmitter EVM for a 2-stream, 40-MHz-bandwidth 64-QAM OFDM signal is - 31 dBc at 2.4 GHz and -8 dBm output power and -31.5 dBc at 5 GHz and - 4 dBm output power.

[1]  M. Zargari,et al.  A CMOS dual-band tri-mode chipset for IEEE 802.11a/b/g wireless LAN , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.

[2]  M. Zargari,et al.  A 5 GHz CMOS transceiver for IEEE 802.11a wireless LAN , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[3]  K. Vavelidis,et al.  A digitally calibrated 5.15-5.825GHz transceiver for 802.11a wireless LANs in 0.18/spl mu/m CMOS , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[4]  P. Gray,et al.  All-MOS charge redistribution analog-to-digital conversion techniques. I , 1975, IEEE Journal of Solid-State Circuits.

[5]  Manolis Terrovitis,et al.  An 802.11g WLAN SoC , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[6]  J.M. Gilbert,et al.  An integrated 802.11a baseband and MAC processor , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[7]  Bruce A. Wooley,et al.  Measuring and modeling the effects of substrate noise on the LNA for a CMOS GPS receiver , 2000 .

[8]  David A. Hodges,et al.  High-resolution A/D conversion in MOS/LSI , 1979 .

[9]  Pengfei Zhang,et al.  A direct conversion CMOS transceiver for IEEE 802.11a WLANs , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[10]  D.A. Hodges,et al.  All-MOS charge-redistribution analog-to-digital conversion techniques. II , 1975, IEEE Journal of Solid-State Circuits.

[11]  D. Draxelmayr,et al.  A 6b 600MHz 10mW ADC array in digital 90nm CMOS , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[12]  M. Zargari,et al.  A single-chip dual-band tri-mode CMOS transceiver for IEEE 802.11a/b/g WLAN , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[13]  Prem Kumar,et al.  An Integrated Draft 802.11n Compliant MIMO Baseband and MAC Processor , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[14]  Manolis Terrovitis,et al.  A 1.9GHz Single-Chip CMOS PHS Cellphone , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[15]  Hooman Darabi,et al.  A Fully Integrated MIMO Multi-Band Direct-Conversion CMOS Transceiver for WLAN Applications (802.11n) , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[16]  A. Behzad,et al.  Direct-conversion CMOS transceiver with automatic frequency control for 802.11a wireless LANs , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[17]  H. Samavati,et al.  A 1.9-GHz Single-Chip CMOS PHS Cellphone , 2006, IEEE Journal of Solid-State Circuits.