Simulation and Verification of Self Test 16-Bit Processor

paper presents the design and verification of 16 bit processor. The Booth multiplier and restoring division are integrated in to the ALU of the proposed processor. The processor is described in structural level to verify the general understanding of the system. The processor has 16-bit instruction based on three different format R-format, I-format and J-format. The control unit generates all the control signals needed to control the coordination among the entire component of the processor. All the modules in the design are coded in VHDL (very high speed integrated circuit hardware description language) to ease the description, verification, simulation and hardware implementation. The design entry, synthesis, and simulation of processor are done by using Xilinx ISE 10.1 software and implemented on XC2S200-6pq208 Spartan-II FPGA device.

[1]  James O. Hamblen.  Using synthesis, simulation, and hardware emulation to prototype a pipelined RISC computer system , 1997, Proceedings of International Conference on Microelectronic Systems Education.

[2]  Peter Marwedel,et al.  Embedded system design , 2021, Embedded Systems.

[3]  Zainalabedin Navabi.  Using VHDL for modeling and design of processing units , 1992, [1992] Proceedings. Fifth Annual IEEE International ASIC Conference and Exhibit.

[4]  K. Kise,et al.  Outline of OROCHI: A Multiple Instruction Set Executable SMT Processor , 2007, Innovative architecture for future generation high-performance processors and systems (iwia 2007).

[5]  Zvonko G. Vranesic,et al.  Computer Organization , 1984 .

[6]  M. S. Sulaiman,et al.  A single clock cycle MIPS RISC processor design using VHDL , 2002, ICONIP '02. Proceedings of the 9th International Conference on Neural Information Processing. Computational Intelligence for the E-Age (IEEE Cat. No.02EX575).

[7]  M. Amamiya,et al.  A multi-thread processor architecture based on the continuation model , 2005, Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05).

[8]  Hideo Fujiwara,et al.  Instruction-Based Self-Testing of Delay Faults in Pipelined Processors , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.