Ninesilica: A Homogeneous MPSoC Approach for SDR Platforms

This chapter presents the study of Software Defined Radio applications on homogeneous multi-core architectures based on the Silicon Cafe template. Two instances of the template have been realized and implemented on an Altera Stratix IV FPGA device. Ninesilica, the first instance of the template, is a homogeneous 3 × 3 mesh of processing elements realizing a standalone cluster. The second instance of the template is a clustered architecture composed of four Ninesilica clusters. Significant kernels of WCDMA and OFDM kernels were ported on the architectures analyzing the platform performance in terms of computational power, algorithm scalability, energy consumption and efficiency, portability of the mapping and hardware scalability. The achieved results showed that the proposed approach offers a high flexibility and parallelization efficiency, making homogeneous solutions a good candidate for the implementation of SDR systems.

[1]  Jari Nurmi,et al.  FFT Algorithms Evaluation on a Homogeneous Multi-processor System-on-Chip , 2010, 2010 39th International Conference on Parallel Processing Workshops.

[2]  Hoi-Jun Yoo,et al.  A 345 mW Heterogeneous Many-Core Processor With an Intelligent Inference Engine for Robust Object Recognition , 2011, IEEE J. Solid State Circuits.

[3]  Alexander M. Wyglinski,et al.  An Efficient Implementation of NC-OFDM Transceivers for Cognitive Radios , 2006, 2006 1st International Conference on Cognitive Radio Oriented Wireless Networks and Communications.

[4]  Erik Dahlman,et al.  WCDMA-the radio interface for future mobile multimedia communications , 1998 .

[5]  Nader Bagherzadeh,et al.  Parallel FFT Algorithms on Network-on-Chips , 2008, ITNG.

[6]  Marilyn Wolf,et al.  Multiprocessor system-on-chip technology , 2009, IEEE Signal Processing Magazine.

[7]  Roberto Guerrieri,et al.  A Heterogeneous Digital Signal Processor for Dynamically Reconfigurable Computing , 2010, IEEE Journal of Solid-State Circuits.

[8]  S. K. Bahl.  Cell searching in WCDMA , 2003 .

[9]  Xiaodong Wang.  OFDM and its application to 4G , 2005, 14th Annual International Conference on Wireless and Optical Communications, 2005. WOCC 2005.

[10]  André B. J. Kokkeler,et al.  Cognitive Radio Design on an MPSoC Reconfigurable Platform , 2007, CrownCom.

[11]  Liang-Gee Chen,et al.  iVisual: An Intelligent Visual Sensor SoC With 2790 fps CMOS Image Sensor and 205 GOPS/W Vision Processor , 2009, IEEE J. Solid State Circuits.

[12]  Jari Nurmi,et al.  Implementation of W-CDMA Cell Search on a FPGA Based Multi-Processor System-on-Chip with Power Management , 2009, SAMOS.

[13]  S. Asano,et al.  The design and implementation of a first-generation CELL processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[14]  T. Ahonen,et al.  Hierarchically Heterogeneous Network-on-Chip , 2007, EUROCON 2007 - The International Conference on "Computer as a Tool".