FEMIP: A high performance FPGA-based features extractor & matcher for space applications

Nowadays, Video-Based Navigation (VBN) is increasingly used in space-applications. The future space-missions will include this approach during the Entry, Descent and Landing (EDL) phase, in order to increase the landing point precision. This paper presents FEMIP: a high performance FPGA-based features extractor and matcher tuned for space applications. It outperforms the current state-of-the-art, ensuring a higher throughput and a lower hardware resources usage.

[1]  Wen Gao,et al.  Image Matching by Normalized Cross-Correlation , 2006, 2006 IEEE International Conference on Acoustics Speech and Signal Processing Proceedings.

[2]  Paolo Prinetto,et al.  An area-efficient 2-D convolution implementation on FPGA for space applications , 2011, 2011 IEEE 6th International Design and Test Workshop (IDT).

[3]  W. James MacLean,et al.  A Proposed Pipelined-Architecture for FPGA-Based Affine-Invariant Feature Detectors , 2006, 2006 Conference on Computer Vision and Pattern Recognition Workshop (CVPRW'06).

[4]  Pietro Perona,et al.  Real-time 2-D feature detection on a reconfigurable computer , 1998, Proceedings. 1998 IEEE Computer Society Conference on Computer Vision and Pattern Recognition (Cat. No.98CB36231).

[5]  Christopher G. Harris,et al.  A Combined Corner and Edge Detector , 1988, Alvey Vision Conference.

[6]  K. Chamnongthai,et al.  Video-based obstacle tracking for automatic train navigation , 2005, 2005 International Symposium on Intelligent Signal Processing and Communication Systems.