A new current-mode sense amplifier is proposed and it can be used in the design of a low-voltage low-power SRAM for ASIC applications. In the new current-mode sense amplifier a modified current-conveyor is used to prevent the pattern dependent problem which is overlooked in the previous designs. Simulation results show the conventional circuits will fail and the new circuit can work if V/sub DD/=1.5 V and an industrial 0.35 /spl mu/m CMOS technology is used. Power consumption of the new circuit with V/sub DD/=1.5 V is only 6%/spl sim/39% of the conventional circuits running at V/sub DD/=2.0 V. A 128/spl times/8 SRAM using the new circuit for V/sub DD/=2.0 V in a 0.6 /spl mu/m CMOS technology is also designed and successfully applied in an 8-bit low-power microcontroller.
[1]
Richard C. Jaeger,et al.
A high-speed clamped bit-line current-mode sense amplifier
,
1991
.
[2]
S. S. Rofail,et al.
1.5 V high speed low power CMOS current sense amplifier
,
1995
.
[3]
Anantha P. Chandrakasan,et al.
Low-power CMOS digital design
,
1992
.
[4]
Evert Seevinck,et al.
Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM's
,
1991
.
[5]
Liter Siek,et al.
High-speed hybrid current-mode sense amplifier for CMOS SRAMs
,
1992
.