Occam: an asynchronous hardware description language?

Recently, there has been a resurgence of interest in asynchronous hardware due to the potential of asynchronous logic for higher performance, power efficiency and immunity from clock-related timing problems. This activity has revealed the current lack of suitable languages and notations for the description of asynchronous hardware systems anti has fueled an intense research effort in this area. Communicating sequential processes (CSP) in particular have attracted the interest of many researchers as a potential means for the modelling of asynchronous designs. Contributing to this effort, this paper examines whether Occam, a CSP-based language, may provide a solution to this endeavour.

[1]  Jim D. Garside,et al.  A micropipelined ARM , 1993, VLSI.

[2]  Mark B. Josephs,et al.  Delay-Insensitive Circuits: An Algebraic Approach to their Design , 1990, CONCUR.

[3]  G. M. Birtwistle,et al.  Asynchronous Digital Circuit Design , 1995, Workshops in Computing.

[4]  Erik Brunvand.  Translating concurrent communicating programs into asynchronous circuits , 1992 .

[5]  Inmos Limited,et al.  OCCAM 2 reference manual , 1988 .

[6]  Georgios K. Theodoropoulos.  Strategies For The Modelling And Simulation Of Asynchronous Computer Architectures , 1995 .

[7]  Nigel Charles Paver,et al.  The Design and Implementation of an Asynchronous Microprocessor , 1994 .

[8]  C.H. van Berkel,et al.  Compilations of communicating processes into delay-insensitive circuits , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[9]  Steven M. Nowick,et al.  Asynchronous Circuit Design: Motivation, Background, & Methods , 1995 .

[10]  R. M. Fujimoto,et al.  Parallel discrete event simulation , 1989, WSC '89.

[11]  Georgios Theodoropoulos,et al.  Analyzing the Timing Error in Distributed Simulations of Asynchronous Computer Architectures , 1995, EUROSIM.

[12]  Peter H. Welch,et al.  Emulating Digital Logic using Transputer Networks (very High Parallelism = Simplicity = Performance) , 1987, PARLE.

[13]  C. A. R. Hoare,et al.  Communicating sequential processes , 1978, CACM.

[14]  Jim D. Garside,et al.  AMULET1: a micropipelined ARM , 1994, Proceedings of COMPCON '94.

[15]  Ivan E. Sutherland,et al.  Micropipelines , 1989, Commun. ACM.

[16]  J. V. Woods,et al.  Dealing with time modelling problems in parallel models of asynchronous computer architectures , 1995 .