Minimal subset evaluation: rapid warm-up for simulated hardware state
暂无分享,去创建一个
[1] David A. Wood,et al. A Comparison of Trace-Sampling Techniques for Multi-Megabyte Caches , 1994, IEEE Trans. Computers.
[2] Janak H. Patel,et al. Accurate Low-Cost Methods for Performance Evaluation of Cache Memory Systems , 1988, IEEE Trans. Computers.
[3] E. N. Elnozahy. Address trace compression through loop detection and reduction , 1999, SIGMETRICS '99.
[4] Thomas M. Conte,et al. Reducing state loss for effective trace sampling of superscalar processors , 1996, Proceedings International Conference on Computer Design. VLSI in Computers and Processors.
[5] E. R. Cohen. An Introduction to Error Analysis: The Study of Uncertainties in Physical Measurements , 1998 .
[6] John Flynn,et al. Adapting the SPEC 2000 benchmark suite for simulation-based computer architecture research , 2001 .
[7] Margaret Martonosi,et al. Branch Prediction, Instruction-Window Size, and Cache Size: Performance Trade-Offs and Simulation Techniques , 1999, IEEE Trans. Computers.
[8] Mark D. Semon,et al. POSTUSE REVIEW: An Introduction to Error Analysis: The Study of Uncertainties in Physical Measurements , 1982 .
[9] André Seznec,et al. Choosing representative slices of program execution for microarchitecture simulations: a preliminary , 2000 .