VHDL-based parameterized clock manager simulator for FPGA
暂无分享,去创建一个
The article discusses a method of building a universal, parameterized clock management module for the process of functional simulation. The solution was designed for various families of FPGA circuits and popular VHDL compilers. The algorithm for automatic module configuration for given parameters of output clocks and method of synchronization with the reference clock are discussed. The basic solution implemented in the VHDL language in a behavioral form and selected examples of practical use for complex clock signal relations are presented in detail.