Capacitor-free level-sensitive active pull-down ECL circuit with self-adjusting driving capability

This paper introduces a new self-adjusting active pull-down scheme for ECL circuit. The circuit offers self-terminating dynamic pull-down action by sensing the output level rather than using traditional load-dependent capacitive coupling. No capacitor or large resistor is required, and therefore it adds no process complexity and no area penalty. Implemented in an ECL gate array in a 1.2 /spl mu/m double-poly self aligned bipolar technology, the circuit offers 300-ps delay at a power consumption of 1 mW/gate under FO=1 and C/sub L/=0.55 pF loading condition. This is a 4.4 times speed improvement over the conventional ECL circuit. Furthermore, the circuit consumes only 0.25 mW for a gate speed of 700 ps/gate, which is a 1/7.8 power reduction compared with the conventional ECL circuit. The circuit requires a regulated reference voltage, which is also studied.

[1]  Ching-Te Chuang,et al.  High-speed low-power direct-coupled complementary push-pull ECL circuit , 1992 .

[2]  D. Gray,et al.  Capacitor-free level-sensitive active pull-down ECL circuit with self-adjusting driving capability , 1993, Symposium 1993 on VLSI Circuits.

[3]  C.-T. Chuang.  Advanced bipolar circuits , 1992, IEEE Circuits and Devices Magazine.

[4]  H. J. Shin.  Self-biased feedback-controlled pull-down emitter follower for high-speed low-power bipolar logic circuits , 1993, Symposium 1993 on VLSI Circuits.

[5]  M. Usami,et al.  SPL (super push-pull logic) a bipolar novel low-power high-speed logic circuit , 1989, Symposium 1989 on VLSI Circuits.

[6]  Hiroaki Suzuki,et al.  Automated bias control (ABC) circuit for high-performance VLSIs , 1992 .

[7]  Ching-Te Chuang,et al.  A 23-ps/2.1-mW ECL gate with an AC-coupled active pull-down emitter-follower stage , 1989 .

[8]  H. Nambu,et al.  Capacitor-coupled complementary emitter-follower for ultra-high-speed low-power bipolar logic circuits , 1993, Symposium 1993 on VLSI Circuits.

[9]  M. Yamamoto,et al.  Advanced ECL with new active pull-down emitter-followers , 1988, Proceedings of the 1988 Bipolar Circuits and Technology Meeting,.

[10]  P. Boyle,et al.  A 300 MHz 115 W 32 b bipolar ECL microprocessor with on-chip caches , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[11]  Tadahiro Kuroda,et al.  A 51K-gate low power ECL gate array family with metal-compiled and embedded SRAM , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[12]  Ching-Te Chuang,et al.  High-speed low-power ECL circuit with AC-coupled self-biased dynamic current source and active-pull-down emitter-follower stage , 1992 .

[13]  Ching-Te Chuang,et al.  High-speed low-power charge-buffered active-pull-down ECL circuit , 1990, Proceedings on Bipolar Circuits and Technology Meeting.