Linearity-Distortion Analysis of GME-TRC MOSFET for High Performance and Wireless Applications

In this present paper, a comprehensive drain current model incorporating the effects of channel length modulation has been presented for multi-layered gate material engineered trapezoidal recessed channel (MLGME-TRC) MOSFET and the expression for linearity performance metrics, i.e. higher order transconductance coefficients: gm 1 , gm 2 , gm 3 , and figure-of-merit (FOM) metrics; V IP2 , V IP3 , IIP3 and I-dB compression point, has been obtained. It is shown that, the incorporation of multi-layered architecture on gate material engineered trapezoidal recessed channel (GME-TRC) MOSFET leads to improved linearity performance in comparison to its conventional counterparts trapezoidal recessed channel (TRC) and rectangular recessed channel (RRC) MOSFETs, proving its efficiency for low-noise applications and future ULSI production. The impact of various structural parameters such as variation of work function, substrate doping and source/drain junction depth (X j ) or negative junction depth (NJD) have been examined for GME- TRC MOSFET and compared its effectiveness with MLGME-TRC MOSFET. The results obtained from proposed model are verified with simulated and experimental results. A good agreement between the results is obtained, thus validating the model.

[1]  R. Wallace,et al.  Alternative Gate Dielectrics for Microelectronics , 2002 .

[2]  C.H. Choi,et al.  Characterization and reliability of dual high-k gate dielectric stack (poly-Si-HfO2-SiO2) prepared by in situ RTCVD process for system-on-chip applications , 2003, IEEE Electron Device Letters.

[3]  Woo-Young Choi,et al.  Design of 250-Mb/s Low-Power Fiber Optic Transmitter and Receiver ICs for POF Applications , 2011 .

[4]  V. Misra,et al.  Compatibility of dual metal gate electrodes with high-k dielectrics for CMOS , 2003, IEEE International Electron Devices Meeting 2003.

[5]  Yong-Sub Lee,et al.  A novel phase measurement technique for IM3 components in RF power amplifiers , 2006, IEEE Transactions on Microwave Theory and Techniques.

[6]  Ken K. Chin,et al.  Dual-material gate (DMG) field effect transistor , 1999 .

[7]  P.W.H. de Vreede,et al.  RF-CMOS Performance Trends , 2000, 30th European Solid-State Device Research Conference.

[8]  V. Misra,et al.  Issues in High-ĸ Gate Stack Interfaces , 2002 .

[9]  Renxu Jia,et al.  Performance investigations of novel dual-material gate (DMG) MOSFET with dielectric pockets (DP) , 2009 .

[10]  Guido Groeseneken,et al.  Scaling CMOS: Finding the gate stack with the lowest leakage current , 2005 .

[11]  R. S. Gupta,et al.  Physics based Threshold Voltage Analysis of Gate Material Engineered Trapezoidal Recessed Channel (GME-TRC) Nanoscale MOSFET and its multilayered gate architecture , 2010 .

[12]  H. Iwai,et al.  1.5 nm direct-tunneling gate oxide Si MOSFET's , 1996 .

[13]  Robert M. Wallace,et al.  High-κ gate dielectric materials , 2002 .

[14]  R. S. Gupta,et al.  Gate material engineered‐trapizoidal recessed channel MOSFET for high‐performance analog and RF applications , 2010 .

[15]  Chenming Hu,et al.  Dual work function metal gate CMOS technology using metal interdiffusion , 2001, IEEE Electron Device Letters.

[16]  S. Samavedam,et al.  Fermi level pinning at the polySi/metal oxide interface , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[17]  S. Kaya,et al.  Optimization of RF linearity in DG-MOSFETs , 2004, IEEE Electron Device Letters.

[18]  Bing-Yue Tsui,et al.  A comprehensive study on the FIBL of nanoscale MOSFETs , 2004 .

[19]  G. D. Wilka,et al.  APPLIED PHYSICS REVIEW High- k gate dielectrics: Current status and materials properties considerations , 2001 .

[20]  Quan Xue,et al.  High-efficiency linear RF Amplifier - a unified circuit approach to achieving compactness and low distortion , 2006, IEEE Transactions on Microwave Theory and Techniques.

[21]  J.S. Yuan,et al.  MOSFET linearity performance degradation subject to drain and gate voltage stress , 2004, IEEE Transactions on Device and Materials Reliability.

[22]  Yoonjin Kim.  Reconfigurable Multi-Array Architecture for Low- Power and High-Speed Embedded Systems , 2011 .

[23]  R. van Langevelde,et al.  RF-CMOS performance trends , 2001 .

[24]  Hongxia Ren,et al.  The influence of geometric structure on the hot-carrier-effect immunity for deep-sub-micron grooved gate PMOSFET , 2002 .

[26]  S. Y. Lee,et al.  Reliability for Recessed Channel Structure n-MOSFET , 2005, Microelectron. Reliab..

[27]  Bing-Yue Tsui,et al.  A comprehensive study on the FIBL of nanoscale MOSFETs , 2004, IEEE Transactions on Electron Devices.

[28]  Ming-Ren Lin,et al.  Fringing-induced barrier lowering (FIBL) in sub-100 nm MOSFETs with high-K gate dielectrics , 1998 .

[29]  R. Rios,et al.  PCIM: a physically based continuous short-channel IGFET model for circuit simulation , 1994 .

[30]  张卫东,et al.  Fabrication and characterization of groove-gate MOSFETs based on a self-aligned CMOS process , 2006 .