As we approach the 0.25-/spl mu/m technology node and 300-mm wafer manufacturing, the industry is challenged to develop new thermal processing tools to replace traditional large-batch furnaces. The most technically challenging process for practical single-wafer implementation is thick oxidation (e.g., for device isolation). In general, the tradeoff between process uniformity, yield and throughput, for each thermal process, will be reflected in the single-wafer vs. minibatch configuration of these tools. The last bastion of large batch processing will probably be wet immersion cleanups, which are less sensitive to the "device- and wafer-scaling pressures". However, the migration of thermal processing away from large batches will exert "logistical pressure" on the associated cleanups to follow suit. Additional motivations for single-wafer processing are discussed.
[1]
R. R. Doering.
The MMST Future-Factory Vision
,
1993,
Proceedings. IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop.
[2]
Robert R. Doering.
Trends in single-wafer processing
,
1992,
1992 Symposium on VLSI Technology Digest of Technical Papers.
[3]
R.R. Doering,et al.
Exploring the limits of cycle time for VLSI processing
,
1994,
Proceedings of 1994 VLSI Technology Symposium.
[4]
Pallab K. Chatterjee,et al.
Manufacturing gigachips in the year 2005
,
1995,
1995 Symposium on VLSI Technology. Digest of Technical Papers.