A Heuristic to Determine Low Leakage Sleep State Vectors for CMOS Combinational Circuits
暂无分享,去创建一个
[1] 藤田 哲也,et al. A 0.9V 150MHz 10mW 4mm^2 2-D Discrete Cosine Transform Core Processor with Variable Threshold-Voltage (VT) Scheme , 1996 .
[2] Shin'ichiro Mutoh,et al. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.
[3] Mark C. Johnson,et al. Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks , 1998, ISLPED '98.
[4] Narayanan Vijaykrishnan,et al. Evaluating run-time techniques for leakage power reduction , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.
[5] Farid N. Najm,et al. A gate-level leakage power reduction method for ultra-low-power CMOS circuits , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.
[6] Mark C. Johnson,et al. Models and algorithms for bounds on leakage in CMOS circuits , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Fari Assaderaghi. DTMOS : Its Derivatives and Variations, and Their Potential Applications , 1998 .
[8] Mark C. Johnson,et al. Design and optimization of low voltage high performance dual threshold CMOS circuits , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[9] Shekhar Y. Borkar,et al. Design challenges of technology scaling , 1999, IEEE Micro.
[10] David Blaauw,et al. Robust SAT-Based Search Algorithm for Leakage Power Reduction , 2002, PATMOS.