论文信息 - CMOS current mode winner-take-all circuit with distributed hysteresis

CMOS current mode winner-take-all circuit with distributed hysteresis

An analogue-VLSI winner-take-all circuit is enhanced through the addition of hysteretic feedback that emphasises the spatial locality of competing signals using a resistive network. This circuit has applications to tasks in areas such as image processing, in which inputs are not stationary with respect to the circuit array.

T. G. Morris | Stephen P. DeWeerth | S. DeWeerth | T. Morris

[1] Carver Mead,et al. Analog VLSI and neural systems , 1989 .

[2] Janusz A. Starzyk,et al. CMOS current mode winner-take-all circuit with both excitatory and inhibitory feedback , 1993 .

[3] Stephen P. DeWeerth,et al. Analog VLSI circuits for primitive sensory attention , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[4] S Ullman,et al. Shifts in selective visual attention: towards the underlying neural circuitry. , 1985, Human neurobiology.

[5] Andreas G. Andreou,et al. A Contrast Sensitive Silicon Retina with Reciprocal Synapses , 1991, NIPS.

[6] John Lazzaro,et al. Winner-Take-All Networks of O(N) Complexity , 1988, NIPS.