The design of analog self-checking circuits

In this paper we introduce a new class of analog circuits, self-checking analog circuits. We develop and discuss methods to design members of this new class. We target the class of fully differential analog circuits and use the inherent dual-rail code to develop self-checking circuits. We describe the design of a self-checking operational amplifier and the associated subcircuits. Our methodology has wide application as many analog circuits already are or can be transformed into fully differential circuits.<<ETX>>

[1]  N.-C. Lee.  Autonomous test scheme for analog ASICs , 1990, Third Annual IEEE Proceedings on ASIC Seminar and Exhibit.

[2]  Mani Soma,et al.  An experimental approach to analog fault models , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[3]  G. C. Messenger,et al.  Collection of Charge on Junction Nodes from Ion Tracks , 1982, IEEE Transactions on Nuclear Science.

[4]  Chin-Long Wey,et al.  Built-in self-test (BIST) design of large-scale analog circuit networks , 1989, IEEE International Symposium on Circuits and Systems,.

[5]  Joseph H. Nevin,et al.  Design procedures for a fully differential folded-cascode CMOS operational amplifier , 1989 .

[6]  J.L. Huertas,et al.  A practical implementation of fault-tolerant switched-capacitor circuits , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[7]  Abhijit Chatterjee.  A new approach to fault-tolerance in linear analog systems based on checksum-coded state space representations , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[8]  Willy Sansen,et al.  Design techniques for fully differential amplifiers , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.