Systolic array based concurrent processing for real-time high performance control
暂无分享,去创建一个
Concurrent processing techniques are applied to real-time high-performance control problems. In particular, four shortest-latency systolic array architectures are developed for controller implementation in such problems at word level. A technique termed 'M-expanded pipelining' is used to pipeline these architectures to an arbitrary deeper level. Some preliminary results concerning the expected performance of these architectures are presented.<<ETX>>
[1] M. Athans,et al. On the behaviour of optimal linear sampled-data regulators† , 1971 .
[2] Keshab K. Parhi,et al. Look-ahead computation: Improving iteration bound in linear recursions , 1987, ICASSP '87. IEEE International Conference on Acoustics, Speech, and Signal Processing.