Built-in test generation for synchronous sequential circuits

We consider the problem of built-in test generation for synchronous sequential circuits. The proposed scheme leaves the circuit flip-flops unmodified, and thus allows at-speed test application. We introduce a uniform, parametrized structure for test pattern generation. By matching the parameters of the test pattern generator to the circuit-under-test, high fault coverage is achieved. In many cases, the fault coverage is equal to the fault coverage that can be achieved by deterministic test sequences. We also investigate a method to minimize the size of the test pattern generator, and study its effectiveness alone and in conjunction with the insertion of test-points.

[1]  Irith Pomeranz,et al.  On Synthesis-for-Testability of Combinational Logic Circuits , 1995, 32nd Design Automation Conference.

[2]  Vishwani D. Agrawal,et al.  A Tutorial on Built-in Self-Test. I. Principles , 1993, IEEE Des. Test Comput..

[3]  Miron Abramovici,et al.  FREEZE: a new approach for testing sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[4]  Vishwani D. Agrawal,et al.  A Tutorial on Built-In Self-Test, Part 2: Applications , 1993, IEEE Des. Test Comput..

[5]  Kewal K. Saluja,et al.  Random pattern testing for sequential circuits revisited , 1996, Proceedings of Annual Symposium on Fault Tolerant Computing.

[6]  Hans-Joachim Wunderlich,et al.  The design of random-testable sequential circuits , 1989, [1989] The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[7]  Fidel Muradali,et al.  A structure and technique for pseudorandom-based testing of sequential circuits , 1995, J. Electron. Test..