Design Procedure for Settling Time Minimization in Three-Stage Nested-Miller Amplifiers

Low-power, low-voltage, and high-performance requirements are badly needed for operational amplifiers (op-amps) in modern applications. In this brief, a design method for minimizing the settling time in three-stage nested-Miller schemes is presented. As an application example, a CMOS 0.35-mum voltage follower with 115-dB dc gain and fastest step response to 1% accuracy level, is designed. Circuital simulations demonstrate that the proposed procedure allows the amplifier settling-time/power-consumption ratio to be significantly improved with respect to conventionally designed op-amps.

[1]  Gaetano Palumbo,et al.  Design methodology and advances in nested-Miller compensation , 2002 .

[2]  Gaetano Palumbo,et al.  Three-Stage CMOS OTA for Large Capacitive Loads With Efficient Frequency Compensation Scheme , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Randall L. Geiger,et al.  Relationship between amplifier settling time and pole-zero placements for second-order systems , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[4]  David J. Allstot,et al.  Considerations for fast settling operational amplifiers , 1990 .

[5]  Gaetano Palumbo,et al.  Feedback Amplifiers: Theory and Design , 2002 .

[6]  Andrea Pugliese,et al.  Nested Miller compensation capacitor sizing rules for fast-settling amplifier design , 2005 .

[7]  Davide Marano,et al.  Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Edgar Sánchez-Sinencio,et al.  Multistage Amplifier Topologies with Nested-Compensation , 1998 .

[9]  Robert G. Meyer,et al.  Relationship between frequency response and settling time of operational amplifiers , 1974 .

[10]  Ka Nang Leung,et al.  Analysis of multistage amplifier-frequency compensation , 2001 .

[11]  Johan H. Huijsing,et al.  Frequency Compensation Techniques for Low-Power Operational Amplifiers , 1995 .

[12]  Gaetano Palumbo,et al.  Design Procedures for Three-Stage CMOS OTAs With Nested-Miller Compensation , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Michiel Steyaert,et al.  Settling time analysis of third order systems , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[14]  Michiel Steyaert,et al.  Positive feedback frequency compensation for low-voltage low-power three-stage amplifier , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  E. Sanchez-Sinencio,et al.  Single Miller capacitor frequency compensation technique for low-power multistage amplifiers , 2005, IEEE Journal of Solid-State Circuits.