HERQULES: System level cross-layer design exploration for efficient energy-quality trade-offs
暂无分享,去创建一个
[1] Naresh R. Shanbhag,et al. Reliable low-power digital signal processing via reduced precision redundancy , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[2] R.W. Brodersen,et al. Methods for true energy-performance optimization , 2004, IEEE Journal of Solid-State Circuits.
[3] Anantha Chandrakasan,et al. Energy scalable system design , 2002, IEEE Trans. Very Large Scale Integr. Syst..
[4] Bart R. Zeydel,et al. Energy optimization of pipelined digital systems using circuit sizing and supply scaling , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[5] Victor V. Zyuban,et al. Unified methodology for resolving power-performance tradeoffs at the microarchitectural and circuit levels , 2002, ISLPED '02.
[6] Kaushik Roy,et al. Process Variation Tolerant Low Power DCT Architecture , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.
[7] O. Nelles,et al. An Introduction to Optimization , 1996, IEEE Antennas and Propagation Magazine.
[8] Kaushik Roy,et al. Design methodology to trade off power, output quality and error resiliency: application to color interpolation filtering , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.
[9] Thomas A. DeMassa,et al. Digital Integrated Circuits , 1985, 1985 IEEE GaAs IC Symposium Technical Digest.
[10] Abhijit Chatterjee,et al. Adaptive Signal Scaling Driven Critical Path Modulation for Low Power Baseband OFDM Processors , 2008, 21st International Conference on VLSI Design (VLSID 2008).
[11] Anantha P. Chandrakasan,et al. Low-power CMOS digital design , 1992 .