A 40GOPS 250mW massively parallel processor based on matrix architecture
暂无分享,去创建一个
K. Dosaka | H. Noda | M. Nakajima | K. Nakata | M. Higashida | K. Mizumoto | H. Kondo | Y. Shimazu | K. Arimoto | O. Yamamoto | K. Saitoh | T. Shimizu | Toru Shimizu | K. Dosaka | K. Arimoto | Y. Shimazu | H. Kondo | H. Noda | M. Nakajima | O. Yamamoto | K. Saitoh | K. Nakata | Motoki Higashida | K. Mizumoto
[1] G.V. Kopcsay,et al. Creating the BlueGene/L supercomputer from low-power SoC ASICs , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[2] B. Flachs,et al. A streaming processing unit for a CELL processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..