论文信息 - CMOS circuit optimization

CMOS circuit optimization

Abstract In this paper, optimization algorithms for CMOS circuits are described, from the propagation delay time viewpoint. The propagation delay time for a CMOS in erter is calculated for a step function input. A classical model of I–V characteristics for a MOSFET and the worst case Sah model for inter-electrode capacitances of a MOSFET are used for this deduction.

Akira Kanuma | A. Kanuma

[1] C. Sah. Characteristics of the metal-Oxide-semiconductor transistors , 1964 .

[2] Luong Mo Dang,et al. A simple current model for short-channel IGFET and its application to circuit simulation , 1979, IEEE Journal of Solid-State Circuits.

[3] Richard C. Jaeger,et al. Comments on "An optimized output stage for MOS integrated circuits" [with reply] , 1975 .

[4] G. D. Hachtel,et al. Application of the optimization program AOP to the design of memory circuits , 1975 .