Simulation and generation of I/sub DDQ/ tests for bridging faults in combinational circuits
暂无分享,去创建一个
[1] Irith Pomeranz,et al. Compact test generation for bridging faults under I/sub DDQ/ testing , 1995, Proceedings 13th IEEE VLSI Test Symposium.
[2] R. Keith Treece,et al. Increased CMOS IC stuck-at fault coverage with reduced I/sub DDQ/ test sets , 1990, Proceedings. International Test Conference 1990.
[3] Tracy Larrabee,et al. Test Pattern Generation for Realistic Bridge Faults in CMOS ICs , 1991, 1991, Proceedings. International Test Conference.
[4] H. B. Bakoglu,et al. Circuits, interconnections, and packaging for VLSI , 1990 .
[5] Jerry Soden,et al. Test Considerations for Gate Oxide Shorts in CMOS ICs , 1986, IEEE Design & Test of Computers.
[6] Melvin A. Breuer,et al. On detecting single and multiple bridging faults in CMOS circuits using the current supply monitoring method , 1990, IEEE International Symposium on Circuits and Systems.
[7] Janak H. Patel,et al. Fault simulation of I/sub DDQ/ tests for bridging faults in sequential circuits , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing. Digest of Papers.
[8] Sreejit Chakravarty,et al. Generation and Simulation of IDDQ Tests for Bridging and Leakage Faults in Combinational Circuits , 1992 .
[9] Sreejit Chakravarty,et al. A study of I/sub DDQ/ subset selection algorithms for bridging faults , 1994, Proceedings., International Test Conference.
[10] W. H. Debany,et al. Coverage of Node Shorts Using Internal Access and Equivalence Classes , 1993, VLSI Design.
[11] Wojciech Maly,et al. Test generation for current testing , 1989, [1989] Proceedings of the 1st European Test Conference.
[12] Michael D. Ciletti,et al. QUIETEST: a quiescent current testing methodology for detecting leakage faults , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[13] Sreejit Chakravarty,et al. On Computing Tests for Bridging and Leakage Faults: Complexity Results and Universal Test Sets , 1992, The Fifth International Conference on VLSI Design.
[14] Sreejit Chakravarty,et al. Simulation and generation of IDDQ tests for bridging faults in combinational circuits , 1993, VTS.
[15] Yashwant K. Malaiya,et al. A New Fault Model and Testing Technique for CMOS Devices , 1982, International Test Conference.
[16] Wojciech Maly,et al. Test generation for current testing (CMOS ICs) , 1990, IEEE Design & Test of Computers.
[17] Scott F. Midkiff,et al. Test generation for IDDQ testing of bridging faults in CMOS circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[18] Premachandran R. Menon,et al. A Practical Approach to Fault Simulation and Test Generation for Bridging Faults , 1985, IEEE Transactions on Computers.
[19] Wojciech Maly,et al. CMOS bridging fault detection , 1990, Proceedings. International Test Conference 1990.
[20] John Paul Shen,et al. A CMOS fault extractor for inductive fault analysis , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[21] Warren H. Debany. Measuring the coverage of node shorts by internal access methods , 1991, Digest of Papers 1991 VLSI Test Symposium 'Chip-to-System Test Concerns for the 90's.
[22] Scott F. Midkiff,et al. ON TEST GENERATION FOR I/sub DDQ/ TESTING OF BRIDGING FAULTS IN CMOS CIRCUITS , 1991, 1991, Proceedings. International Test Conference.
[23] Harry B. Hunt,et al. Monotone Boolean Formulas, Distributive Lattices, and the Complexities of Logics, Algebraic Structures, and Computation Structures (Preliminary Report) , 1986, STACS.