On-die clock jitter detector for high speed microprocessors

An on-die clock jitter detector has been designed for high speed microprocessor circuits and fabricated in 0.18 /spl mu/m CMOS technology. Variation of internal clock high/low time or period has been recorded. Innovative circuit techniques are used to provide fast initial DLL lock, adaptive filtering, granular jitter computation, and enhanced immunity to power-supply noise. It compares individual clock cycles to the average clock period, reporting the differences. The system has multiple output modes to allow more complete understanding of the jitter distribution and time dependence.

[1]  John G. Maneatis.  PLL Based on Self-Biased Techniques , 1996 .

[2]  J. Schutz,et al.  A 450 MHz IA32 P6 family microprocessor , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[3]  A. Waizman.  A delay line loop for frequency synthesis of de-skewed clock , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[4]  B. Razavi.  LowJitter ProcessIndependent DLL and PLL Based on SelfBiased Techniques , 2003 .

[5]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[6]  B. Bhushan,et al.  A 0.35 /spl mu/m CMOS 3-880 MHz PLL N/2 clock multiplier and distribution network with low jitter for microprocessors , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.