Stochastic TDC Architecture with Self-Calibration and its RTL Verification

[1]  Shohei Shibuya,et al.  Timing measurement BOST with multi-bit delta-sigma TDC , 2015, 2015 IEEE 20th International Mixed-Signals Testing Workshop (IMSTW).

[2]  Kenneth A. Townsend,et al.  A fine-resolution Time-to-Digital Converter for a 5GS/S ADC , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[3]  Haruo Kobayashi,et al.  Time-to-digital converter architecture with residue arithmetic and its FPGA implementation , 2014, 2014 International SoC Design Conference (ISOCC).

[4]  Haruo Kobayashi,et al.  Analog/mixed-signal circuit design in nano CMOS era , 2014, IEICE Electron. Express.

[5]  Stephan Henzler,et al.  A Local Passive Time Interpolation Concept for Variation-Tolerant High-Resolution Time-to-Digital Conversion , 2008, IEEE Journal of Solid-State Circuits.

[6]  Antonio Liscidini,et al.  Time to digital converter based on a 2-dimensions Vernier architecture , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[7]  Y. Arai,et al.  A CMOS time to digital converter VLSI for high-energy physics , 1988, Symposium 1988 on VLSI Circuits.

[8]  Haruo Kobayashi,et al.  Experimental verification of timing measurement circuit with self-calibration , 2014, 19th Annual International Mixed-Signals, Sensors, and Systems Test Workshop Proceedings.

[9]  Amir Zjajo,et al.  A 0.1pJ Freeze Vernier time-to-digital converter in 65nm CMOS , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[10]  Edgar Sánchez-Sinencio,et al.  A 0.8 ps DNL Time-to-Digital Converter With 250 MHz Event Rate in 65 nm CMOS for Time-Mode-Based $\Sigma \Delta$ Modulator , 2011, IEEE Journal of Solid-State Circuits.

[11]  Shingo Yoshizawa,et al.  A stochastic flash A-to-D converter with dynamic element matching technique , 2015, 2015 15th International Symposium on Communications and Information Technologies (ISCIT).

[12]  Haruo Kobayashi,et al.  A Small Chip Area Stochastic Calibration for TDC Using Ring Oscillator , 2014, J. Electron. Test..

[13]  Kiichi Niitsu,et al.  Phase noise measurement techniques using delta-sigma TDC , 2014, 19th Annual International Mixed-Signals, Sensors, and Systems Test Workshop Proceedings.

[14]  Takahiro J. Yamaguchi,et al.  Stochastic TDC architecture with self-calibration , 2010, 2010 IEEE Asia Pacific Conference on Circuits and Systems.

[15]  SeongHwan Cho,et al.  A 7b, 3.75ps resolution two-step time-to-digital converter in 65nm CMOS using pulse-train time amplifier , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[16]  Pietro Andreani,et al.  A 3.6 mW, 90 nm CMOS Gated-Vernier Time-to-Digital Converter With an Equivalent Resolution of 3.2 ps , 2012, IEEE Journal of Solid-State Circuits.

[17]  Shingo Yoshizawa,et al.  FPGA implementation of stochastic flash A-to-D converter and its evaluation , 2015, 2015 15th International Symposium on Communications and Information Technologies (ISCIT).

[18]  Haruo Kobayashi,et al.  A gray code based time-to-digital converter architecture and its FPGA implementation , 2015, 2015 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT).