A Multibit Complex Bandpass AZAD Modulator with I, Q Dynamic Matching and DWA Algorithm

A second-order multi-bit switched-capacitor complex bandpass DeltaSigmaAD modulator has been designed and fabricated for application to low-IF receivers in wireless communication systems such as Bluetooth and WLAN. We propose a new structure of a complex bandpass filter in forward path with I, Q dynamic matching which is equivalent to the conventional one but it can be divided into two separate parts. As a result, the DeltaSigma modulator which constituted with our proposed complex filter can be completely divided into two separate parts too, and there are not any signal line crossing between the upper and lower paths by a complex filter and feedback from DACs. Therefore, the layout design of the modulator can be greatly simplified. Nine-level two quantizers and four DACs are used in the modulator for lower power implementation and higher SNDR, but the nonlinearities of DACs are not noise-shaped and the SNDR of the DeltaSigma ADC degrades. We have employed a new complex bandpass data-weighted averaging (DWA) algorithm to suppress nonlinearity effects of multibit DACs in complex form to achieve high accuracy; it can be realized just by adding simple digital circuitry. Implemented in a 0.18-mum CMOS process and at 2.8 V supply, the modulator achieves a measured peak signal-to-noise-and-distortion (SNDR) of 64.5 dB at 20 MS/s with a signal bandwidth of 78 kHz while dissipating 28.4 mW and occupying a chip area of 1.82 mm2.

[1]  R. Baird,et al.  Linearity enhancement of multibit /spl Delta//spl Sigma/ A/D and D/A converters using data weighted averaging , 1995 .

[2]  Haruo Kobayashi,et al.  An element rotation algorithm for multi-bit DAC nonlinearities in complex bandpass /spl Delta//spl Sigma/AD modulators , 2004, 17th International Conference on VLSI Design. Proceedings..

[3]  D. Johns,et al.  A 43mW CT complex /spl Delta//spl Sigma/ ADC with 23MHz of signal bandwidth and 68.8dB SNDR , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[4]  A. Sedra,et al.  Quadrature bandpass /spl Delta//spl Sigma/ modulation for digital radio , 1997 .

[5]  Michiel Steyaert,et al.  Low-IF topologies for high-performance analog front ends of fully integrated receivers , 1998 .

[6]  R. Schreier,et al.  Mismatch shaping for a current-mode multibit delta-sigma DAC , 1999, IEEE J. Solid State Circuits.

[7]  K.J.P. Philips,et al.  A 4.4mW, 76dB Complex Sigma Delta ADC for a Low-Cost Bluetooth Receivers , 2003 .

[8]  K. Philips,et al.  A 4.4mW 76dB complex /spl Sigma//spl Delta/ ADC for Bluetooth receivers , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[9]  K. Martin,et al.  Complex signal processing is not-complex , 2003, The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04..

[10]  L. Longo A 15b 30kHz bandpass sigma-delta modulator , 1993 .

[11]  L. Longo,et al.  A 15 b 30 kHz bandpass sigma-delta modulator , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.