A 500 MHz 64b RISC CPU with 1.5 MB on-chip cache

A 64b quad issue PA-RISC microprocessor with full out-of-order execution is migrated from 0.5 /spl mu/m CMOS into an advanced 0.25 /spl mu/m CMOS process. Features include an integrated on-chip 1.0 MB L1 data and 0.5 MB L1 instruction caches and a dual-voltage memory bus interface. The processor incorporates 116 M transistors on a 21.3/spl times/22 mm/sup 2/ die running in excess of 50O MHz at 85/spl deg/C and 2.0 V and delivering greater than 32 SPECint95 and greater than 52 SPECfp95 in a 440 MHz product configuration.

[1]  J. Lotz,et al.  A quad-issue out-of-order RISC CPU , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[2]  Jeff Brauch,et al.  Design of Cache Test Hardware on the HP PA8500 , 1998, IEEE Des. Test Comput..

[3]  J. Lachman,et al.  A 500 MHz 1.5 MB cache with on-chip CPU , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).