Suppression of DIBL and current-onset voltage variability in intrinsic channel fully depleted SOI MOSFETs
暂无分享,去创建一个
A. Kumar | T. Hiramoto | K. Takeuchi | S. Inaba | S. Kamohara | A. Nishida | T. Mogami | T. Tsunomura | T. Mizutani | K. Takeuchi | T. Hiramoto | S. Inaba | T. Mizutani | S. Kamohara | A. Nishida | T. Tsunomura | T. Mogami | Ashok Kumar
[1] T. Hiramoto,et al. Impact of Parameter Variations and Random Dopant Fluctuations on Short-Channel Fully Depleted SOI MOSFETs With Extremely Thin BOX , 2007, IEEE Electron Device Letters.
[2] A. Kumar,et al. Analysis and prospect of local variability of drain current in scaled MOSFETs by a new decomposition method , 2010, 2010 Symposium on VLSI Technology.
[3] K. Endo,et al. On the gate-stack origin threshold voltage variability in scaled FinFETs and multi-FinFETs , 2010, 2010 Symposium on VLSI Technology.
[4] T. Hiramoto,et al. Analysis of NMOS and PMOS Difference in $V_{T}$ Variation With Large-Scale DMA-TEG , 2009, IEEE Transactions on Electron Devices.